In the d-DotFET device the strain introduced into
Introduction
In microelectronics the predictions of Moore´s law were fulfilled by downscaling the device dimensions by almost three orders of magnitude: while 2005 the physical gate length was drive below the 50 nm boundary, its reaching the 22 nm this year. In the first time this development was facilitated just by scaling, afterwards new materials for metallization, gate electrodes and gate oxides (high-N) were introduced. In recent years also the material for the channel, the silicon itself, is under investigation: to enhance carrier mobility the material is strained, leading to higher mobility and hence to higher I on -current. To apply strain to silicon SiGe pseudosubstrates are widely used, which consists of relaxed SiGe-layers on Si substrates [3] . In the d-DotFET approach we use ordered Ge dots to facilitate locally strained silicon layers. The growth sites of the Ge dots are defined by patterning of the substrate (template assisted self assembly) [4] : the Ge dots will grow on the prepatterned sites serving as local pseudosubstrate for the subsequently grown Si capping layer. By integrating the MOSFET on top of this locally strained layer the strain can be utilized to improve device performance. Besides the straightforward processing of the locally strained layer, the applied strain can be larger as in the planar case: because of its out-of-plane growth the SiGe can relax and hence higher Ge-content is possible without the forming of dislocation. Therefore the Ge content in the dots is larger than possible in normal blanket epitaxy of SiGe-layers [5] .
Device processing
The dot sites were defined by e-beam lithography in a PMMA mask, given a lateral positioning accuracy of ± 5 nm [6] and a lateral pitch down to 500 nm. After development the seed holes were etched with reactive ion etching (RIE) to a depth of 80 nm. The resist was removed by oxygen plasma and subsequent cleaning in H 2 O 2 :H 2 SO 4 solution. The ordered Ge dots were grown by MBE. At first a buffer layer was grown ramping the temperature between 300°C and 700°C, during which the etched holes got the shape of an inverted pyramid. After buffer layer growth 4.5 ML of Ge were deposited at 720°C. Due to the elevated surface mobility of the impinging Ge atoms the Ge formed islands in the prepatterned holes only. The third epitaxial layer was grown at 350°C and was a 20 nm thick Si capping layer, which is pseudomorphically strained on top of the SiGe islands. Both the buffer and the capping layer were Boron doped: the buffer layer (1×10 17 cm -3 ) to prevent punch through and the capping layer (4ǜ10 18 cm -3 ) as channel doping. After epitaxial growth the source and drain wells were implanted using E-Beam patterned PMMA as implantation mask. For outdiffusion of Ge into the surrounding silicon at temperatures exceeding 600°C the activation of the dopands was done after Ge removal at the end of the process. A 100 nm thick field oxide was deposited by PECVD at temperatures of 350°C. After defining the active area by optical lithography and etching in diluted HF the gate stack was deposited: we used 5 nm of e-gun evaporated GdScO 3 as gate dielectric and 40 nm TiN as gate metal. The gate definition itself was done by e-beam lithography and RIE using hydrogensilsesquioxane (HSQ) as negative tone e-beam resist and a chlorine based etching process described elsewhere [7] , while the GdScO 3 was an etch stop. To remove the GdScO 3 a cyclic etching procedure was applied: at first the material was chlorinated by plasma etch with Cl 2 , then rinsed in ultra pure water, afterwards a SF 6 plasma was used to fluorinate material, followed again by a rinse in ultra pure water. To remove the whole layer of GdScO 3 the process had to be repeated several times. Fig. 3 shows the measured remaining GdScO 3 thickness after the according step; note that due to changes of the refractive index of the gate dielectric due to chlorination and fluoridation the measured film thickness for the first cycle is higher than the original measured thickness. A self aligned shallow implantation was performed to form source and drain extensions. To adjust the gate width, again with e-beam lithography the source and drain extensions were patterned and etched by RIE: the shallow implantation was removed except of small bridges of silicon connecting the wells with the active area (Fig. 1 ). For devices with gate length and width smaller than 120 nm the etch pit touched the Ge dot below the channel. Therefore it was possible to remove the Ge dot itself by selective wet etch, while the strain in the channel was maintained by the gate stack itself. etching stayed on the sample and was removed after Ge dot etching. This disposal of the Ge dot forms strained silicon on nothing (SSON) transistor which is of benefit for the device performance, too. The selective etching of the Ge dot was performed by a HNO 3 :HF:H 2 O solution, which etches the SiGe of the islands 100 times quicker than the silicon and the materials of the gate stack. Fig. 4 shows SEM micrographs of the transistor structure before (a) and after Ge removal (b). After dot disposal the source, drain and gate contact resistances were minimized by applying a NiSi silicide and Al leads were patterned by optical lithography and lift off process.
Results and Conclusion
Transistors with gate length between 60 nm and 1 μm were processed with different gate width ranging from 60 nm to 1 μm, too. As a reference, comparable transistors with identical dimensions but without underlaying Ge-dot were processed on the same sample simultaneously. Fig. 2 shows an output characteristics of a d-DotFET device with gate length L g = 140 nm and gate width W g = 60nm. The transistor shows a transconductance of 240μS/μm and a subthreshold slope S of 275mV/dec. Due to a high off current the on current is only three orders of magnitude higher. Fig. 5 und Fig. 6 show the drain current improvement for channels parallel to <110>-and <110>-direction, respectively. The average increase in drain current is dependent on the gate length. For increasing gate length, the improvement becomes less, because the transistor becomes significantly larger than the dot itself. The maximum average increase is found for transistors ||<110> with L g = 80 nm and W g = 60 nm and amounts to 35%. For gate dimension exceeding 120 nm there is no positive effect recognizable, because the active area becomes larger than the dot itself. Therefore the effect of strain is decreased. To investigate the influence of the disposal of the Ge dot the results were compared to devices proposed in [1, 2] . Here also MOSFETs were integrated on a locally strained silicon layer on top of Ge dots, but the dot is not removed. The average drain current increase for those devices is 22.5% showing that removing the Ge dot will further increase performance. In conclusion the d-DotFET concept of exploiting locally strained silicon in MOSFET channels offers an alternative to get higher strain and hence improved device performance by means of lower process complexity. 
